Docket No.: 57454-970 PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of : Customer Number: 20277

Hideto HIDAKA : Confirmation Number: 3060

Serial No.: Divisional of Appln.

Serial No. 09/813,796 : Group Art Unit: Not yet assigned

Filed: August 21, 2003 : Examiner: Not yet assigned

For: MIS SEMICONDUCTOR DEVICE HAVING IMPROVED GATE INSULATING FILM RELIABILITY

INFORMATION DISCLOSURE STATEMENT

Mail Stop Patent Application Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

In accordance with the provisions of 37 C.F.R. 1.56, 1.97 and 1.98, the attention of the Patent and Trademark Office is hereby directed to the references listed on the attached form PTO-1449. It is respectfully requested that the references be expressly considered during the prosecution of this application, and that the references be made of record therein and appear among the "References Cited" on any patent to issue therefrom.

This Information Disclosure Statement is being filed within three months of the U.S. filing date OR before the mailing date of a first Office Action on the merits. No certification or fee is required.

The references were cited by or submitted to the U.S. Patent and Trademark Office in parent application Serial No. 09/813,796, filed March 22, 2001, which is relied upon for an earlier filing date under 35 USC 120.

Thus, copies of these references are not attached. 37 CFR 1.98(d).

Respectfully submitted,

MCDERMOTT, WILL & EMERY

Gene Z. Rubinson Registration No. 33,351

600 13th Street, N.W. Washington, DC 20005-3096 (202) 756-8000 GZR:blp Facsimile: (202) 756-8087 **Date: August 21, 2003**

INFORMATION DISCLOSURE CITATION IN AN APPLICATION					ATTY. DOCKET NO. 57454-970	Divi	SERIAL NO. Divisional of Appln. Serial No. 09/813,796		
					APPLICANT Hideto HIDAKA				
(PTO-1449)					FILING DATE August 21, 2003	GROUP Not yet assigned			
				U.S. PATENT	DOCUMENTS		7.		
EXAMINER'S INITIALS	Document Number CITE Number-Kind Code2 (# known) NO.			Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document		Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear		
		US	6,414,489	07/2002	Chen et al.				
		US	6,107,134	08/2000	Lu et al.				
		US	5,956,279	09/1999	Mo et al.				
		US	5,694,364						
		US	5,379,260	01/1995	McClure				
		US							
		US							
		US							
		US							
		US							
		US							
		US							
		US					ļ		
	<u> </u>	US	 	FOREICN DA	IENT DOCUMENTS		- Nacetti vizi k		1988 R.O. F
					Name of Patentee or	Pages Colum	s, Columns, Lines Translation		nslation
EXAMINER'S INITIALS	CITE NO.	0 1 (71)		MM-DD-YYYY	Applicant of Cited Document	Where Relevant Figures Appear			
								Yes	No
		1							
		 			<u> </u>				
	 	 		 					
	<u> </u>	1	OTHER	IRT (Including Author		tc.)	V. 36 (1.1)		7 - 12 - 1
EXAMINER'S	T	Includ	le name of the author (in	CAPITAL LETTERS	S), title of the article (when appro	priate), title of the	ne item (boo	ok, magazine	e,
INITIALS	CITE NO.	journa publis	al, serial, symposium, cat hed.	talog, etc.), date, pa	ge(s), volume-issue number(s), p	ublisher, city a	nd/or countr	y where	
		Journ	al of Solid-State Circuits,	, Vol. 34, No. 8, 8/19					=
					onics Series, November 5, 1994,				
		"An Experimental 256-Mb DRAM with Boosted Sen- Circuits, Vol. 29, No. 11, 11/1994, pp. 1303-1309.			nse-Ground Scheme*, by Asaku	ra et al., IEEE J	ournal of Se	olid-State	
	<u> </u>		AMINER			DATE CONSII			

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.